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Metal-oxide-semiconductor structures containing Ge nanocrystals NCs of 3–4 nm diameter and
21012 cm−2 density are shown to exhibit capacitance-voltage hysteresis of 20.9 V, one of the
largest observed in Ge-NC based nonvolatile memories. The Ge NCs were fabricated in an oxide of
30 nm thickness by ion implantation with 30 keV Ge2
− ions to an equivalent fluence of 1
1016 Ge cm−2 followed by annealing at 950 °C for 10 min. Secondary ion mass spectroscopy and
transmission electron microscopy demonstrate the existence of Ge NCs whose average distance
from the SiO2/Si interface is about 6.7 nm. It is shown that the memory effect is a likely
consequence of charge trapping at Ge NCs and that it is enhanced by accurately controlling the
distribution of Ge NCs with respect to the Si/SiO2 interface. © 2006 American Institute of Physics.
DOI: 10.1063/1.2175495Semiconductor nanocrystals NCs embedded in silicon
oxide have attracted considerable attention due to their
potential for electronic and optoelectronic device
applications.1–4 Recently, metal-oxide-semiconductor MOS
structures containing Ge NCs were reported to be very prom-
ising for nonvolatile memory NVM applications.5–7 For
high-performance NVM, it is important to achieve long
charge retention times and fast switching times. Several
models have been proposed to explain charge storage in
MOS structures containing Ge NCs with the two most domi-
nant being charge storage in the Ge NCs and charge storage
in defect states, with the latter generally being attributed to
structural defects at the Ge NCs/SiO2 and SiO2/Si substrate
interfaces. Indeed, Ge-NC memory structures are strongly
influenced by defect states at such interfaces in addition to
effects due to the NCs.8–11
It has been reported that ion implantation of Ge into thin
SiO2 layers on Si wafers, followed by annealing, results in
Ge accumulation at the Si/SiO2 interface.12–14 Diffusion of
Ge atoms during annealing can alter the interface, thereby
having a significant influence on the memory characteristics
of such structures.13–15 It has also been suggested that charge
storage is more likely to occur within the NCs rather than at
the NC/SiO2 interface.16 These reports suggest that the
memory effect should depend strongly on the concentration
and the position of defects and/or Ge NCs. This letter reports
large memory effects in MOS structures containing Ge NCs
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tration of Ge NCs at the Si/SiO2 interface.
SiO2 layers with 30 and 50 nm thickness were grown on
n-type 100 Si substrates in a conventional tube furnace.
The SiO2 layers were implanted at room temperature with
3 keV Ge2
− equivalent to 15 keV Ge− to nominal fluences
of 5.01015 and 1.01016 Ge cm−2. They were subse-
quently annealed at a temperature of 950 °C for 10 min in an
Ar atmosphere. The peak excess Ge concentration for these
implants was calculated, from transport of ions in matter
TRIM simulation, to be around 6% and 11%, respectively.17
The density and size of Ge NCs were investigated by
transmission electron microscopy TEM and depth profile of
Ge atoms was evaluated by secondary ion mass spectroscopy
SIMS. Al electrodes with a diameter of 410 m were de-
posited on the samples in vacuum for capacitance-voltage
C-V measurements of MOS capacitors. The MOS struc-
tures containing Ge NCs were named A,B, where A and B
indicate oxide thickness in nm and implant fluence in cm−2,
respectively. High-frequency 1 MHz C-V measurements
were performed at 300 K using a Boonton 7200 capacitance
meter.
Figure 1 shows C-V hysteresis curves for MOS struc-
tures containing Ge NCs in the oxides of 30 and 50 nm
thickness together with a similar curve from a sample with
no Ge NCs. The MOS capacitor with Ge NCs in a 50 nm
oxide as well as the unimplanted sample shows almost no
C-V hysteresis. However, a voltage shift of the C-V curve is
evident in the MOS capacitors that contain Ge NCs in the
30 nm oxide. In these samples, the flatband voltage shift
VFB is strongly enhanced, from 2.2 to 20.9 V, by increas-
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deed, 20.9 V is the largest flatband voltage shift reported for
Ge NCs and is almost double that of a Si-NC MOS capacitor
fabricated by implantation with similar implant fluence. Hys-
teresis in the C-V curve can be attributed to the reversible
storage of holes or electrons in the NCs and/or in defect
states at the NC/SiO2 or SiO2/Si interfaces.16 The strong
dependence of the hysteresis on the oxide thickness and the
implant fluence, as shown in Fig. 1, provides some insight
into these processes.
Figure 2 shows cross-sectional TEM images of Ge NCs
formed in a 30 nm oxide by implantation with Ge ions to a
fluence of 11016 cm−2. Figure 2a shows a low magnifi-
cation image of the interface, highlighting the band of dark
contrast located within 5–10 nm of the SiO2/Si interface.
This is attributed to a band of Ge NCs lying parallel to
Si/SiO2 interface. This is confirmed by higher resolution im-
ages which clearly show the presence of Ge NCs of approxi-
mately 3–4 nm, as indicated by circles in Fig. 2b. The
average distance of Ge NCs from the Si interface is esti-
mated from low and high-resolution TEM images to be
6.7 nm, while the density of detectable nanocrystals is esti-
mated from plan-view TEM images to be around 2
1012 cm−2. The measured nanocrystal density is expected
to be a lower limit due to the difficulty of detecting small,
1 nm, nanocrystals.
SIMS measurements were performed to investigate the
distribution of Ge atoms in these samples. Figure 3 shows
FIG. 1. C-V hysteresis loops of MOS structures, a sample 30, 51015,
b sample 30, 1.01016, c sample 50, 1.01016, and d unimplanted
sample 30 nm SiO2. The numbers in the parentheses indicate the oxide
thickness in nm and the implant fluence in cm−2, respectively.
16FIG. 2. Cross-sectional TEM images of sample 30, 1.010 .
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substrate. TRIM simulations predict a peak Ge concentration
at a depth of approximately 15 nm in the SiO2 layers, ignor-
ing sputtering effects. However, the Ge distribution is af-
fected by annealing. For the sample with a 30 nm SiO2 layer,
three major Ge peaks are observed at 14, 28, and 35 nm from
the surface and among them, the highest peak at 35 nm is
actually within the Si substrate. The oxide thickness after
implantation is close to 30 nm as confirmed by TEM. The
data suggest that Ge has accumulated on both sides of the
Si/SiO2 interface, with that in the Si substrate having a con-
centration about four times higher than that remaining in the
region of the peak projected Ge range. Significantly, the peak
at 28 nm, which has a concentration around twice that re-
maining at the projected range, coincides with the array of
Ge NCs whose average distance from the surface was con-
firmed by cross-sectional TEM in Fig. 2a. Therefore, the
SIMS signal at 28 nm is attributed to Ge NCs. The SIMS
profiles were also confirmed using energy dispersive x-ray
spectroscopy, which shows an enhanced Ge-related peak in
the region very close to the Si/SiO2 interface. The sample
with 50 nm SiO2 has two distinct Ge-related SIMS peaks,
one in the region of 15–16 nm and a second at around
48 nm. In this case the peak concentration at the Si/SiO2
interface is comparable to that remaining at the peak pro-
jected Ge range. However, no Ge NCs were observed by
cross-sectional TEM in this case. The reason for the lack of
Ge NCs in this sample remains unclear. It can be speculated
that the nucleation of NCs near the interface requires a
threshold Ge concentration which is not achieved in the 30,
51015 sample due to the lower implant fluence nor in the
50, 1.01016 sample due to redistribution of the Ge
through the thicker SiO2 layer, but further work is required to
clarify this point.
Based on these observations the C-V hysteresis, as
shown in Fig. 1, is discussed in terms of three possible con-
tributions: a charge trapping at Ge nanocrystals, b charge
trapping at implantation- and Ge-related defects within the
FIG. 3. SMS depth profiles of a sample 30, 1.01016 and b sample
50, 1.01016. SMS yields are estimated to have an accuracy of ±10%
and the integrated Ge yields agree within this error estimate.SiO2 or at the SiO2/Si interface, and c charge trapping atAIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
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Ge nanocrystals are expected to act as charge traps and
to produce significant C-V hysteresis, as previously
reported.6 This is consistent with the fact that the largest
C-V hysteresis is observed for samples 30, 1.01016
which have clearly defined nanocrystals located 6.7 nm from
the interface, while reduced hysteresis is observed for lower-
fluence or thicker-oxide samples where Ge NCs were not
observed. The magnitude of the trapped charge, Q, can be
estimated from Q=V .Cox, where V is the measured volt-
age shift and Cox is the total oxide capacitance. For the 30,
1.01016 sample, the measured voltage shift is 20.9 V and
the oxide capacitance is 143.8 pF, giving a total trapped
charge of 3.010−9 C. Assuming that this charge is trapped
in the vicinity of the SiO2/Si interface, the carrier density
can be estimated to be 1.41013 carriers cm−2—a value
significantly larger than the measured Ge NC density. Even
allowing for the fact that the measured nanocrystal density is
likely to be an under estimate of the actual density, the car-
rier density remains 2–5 times greater than the nanocrystal
density. Therefore, either several charges are trapped at each
nanocrystal or other trapping mechanisms are operative.
Defects produced within the SiO2 or at the SiO2/Si in-
terface by ion implantation can also trap charge and may take
the form of radiation- or Ge-related defects within the SiO2.
For the 50 nm SiO2 layers these defects are confined to the
SiO2 layer, whereas for the 30 nm SiO2 layers they extend to
the SiO2/Si interface and can therefore act as effective
charge traps for carriers tunneling from the Si substrate. De-
fects produced within the SiO2 layers appear to have little
effect on the C-V characteristics as the thick SiO2 layers
show no significant hysteresis effect. For thin layers, how-
ever, the concentration of defects produced at the SiO2/Si
interface is expected to increase with increasing implant flu-
ence. Indeed, Fig. 1 shows significant hysetersis for the 30,
51015 sample despite the absence of observable Ge-NCs,
consistent with defect related charge trapping at the inter-
face. It is also significant that samples implanted with Si ions
and annealed under similar conditions produce poorly de-
fined C-V characteristics separate study by the present au-
thors. In this case the temperature is too low for the forma-
tion of well-defined Si nanocrystals but the effect of
radiation-induced defects is expected to be similar. These
results suggest that Ge-related defects may play a significant
role in charge trapping in the present case.
Finally, a significant amount of Ge exists within the Si
substrate close to the Si/SiO2 interface in sample 30, 1.0
1016. This layer is likely in the form of a thin Si1−xGex
layer, as previously reported.13 Such layers can trap charge
carriers primarily holes due to the large band offset mainly
in the valance band between Si and Si1−xGex and could
therefore contribute to the C-V hysteresis. However, Si1−xGex
structures specifically designed to exploit this effect show
much lower hysteresis typically less than 0.5 V than the
20.9 V reported here.18 This suggests that this effect plays
only a minor role in the current study.
In summary, TEM, SIMS, and C-V profiling were em-
ployed to study the structural and electrical properties of Ge
implanted MOS structures prepared from thermal oxides of
30 and 50 nm thickness by ion implantation with 30 keV
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− ions and subsequent thermal annealing. MOS structures
containing Ge nanocrystals of about 3–4 nm diameter in the
oxide of 30 nm thickness were shown to exhibit a C-V hys-
teresis of 20.9 V, the largest ever found in MOS structures
containing Ge NCs. TEM images showed that the nanocrys-
tals were located in the SiO2 layer at an average distance of
6.7 nm from the SiO2/Si interface and that they had an areal
density of 21012 cm−2. SIMS depth profiling showed that
Ge was redistributed throughout the SiO2 layer and into the
underlying Si substrate during annealing and confirmed the
existence of a high Ge concentration in the vicinity of the
nanocrystal layer. Comparison of the physical and electrical
properties of the samples suggests that the large hysteresis
effect results from charge trapping at Ge NCs and Ge-related
defects near the SiO2/Si interface and that the presence of
Ge and the arrangement of Ge NCs with respect to the
Si/SiO2 interface play an important role in this process.
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